We investigate the influence of voltage drop across the lightly doped drain (LDD) region and the built-in potential on MOSFETs, and develop a threshold voltage model for high-k gate dielectric MOSFETs with fully overlapped LDD structures by solving the two-dimensional Poisson's equation in the silicon and gate dielectric layers. The model can predict the fringing-induced barrier lowering effect and the short channel effect. It is also valid for non-LDD MOSFETs. Based on this model, the relationship between threshold voltage roll-off and three parameters, channel length, drain voltage and gate dielectric permittivity, is investigated. Compared with the non-LDD MOSFET, the LDD MOSFET depends slightly on channel length, drain voltage, and gate dielectric permittivity. The model is verified at the end of the paper.
Introduction
With the development of semiconductor technology, the size of MOSFETs has been scaled down to sub-100 nm. The thickness of the gate oxide is below 1.5 nm, and such an ultra-thin gate oxide will introduce high direct tunneling gate leakage current. [1−3] To reduce the gate leakage current and standby power, high permittivity materials are needed to replace SiO 2 as the gate dielectric. [4−6] The traditional threshold voltage model is no longer applicable because of the influence of the short channel effect (SCE) and fringinginduced barrier lowering (FIBL) on the threshold voltage. So it is necessary to develop a new MOSFET threshold voltage model with high-k gate dielectrics. Several threshold voltage models have been proposed in Refs. [7] - [9] . However, these models are used only for non-LDD (lightly doped drain) MOSFETs, and cannot be applied to LDD MOSFETs. Therefore, a suitable threshold voltage model for a high-k gate dielectric MOSFET with an LDD structure is required.
In this paper, a threshold voltage analytical model of a high-k gate dielectric MOSFET with a fully overlapped LDD structure is proposed, in which the influences of the voltage drop in the LDD region and the small built-in potential are considered. The twodimensional (2D) potential distribution is obtained by solving Poisson's equation in the silicon and gate dielectric layers. The effect of high-k gate dielectric on threshold voltage is discussed in detail over a wide range of permittivity.
Model derivation
We investigate Poisson's equation of potential distribution, and solve Poisson's equation to obtain the channel surface potential. A 2D threshold voltage model is presented.
The structure of a high-k gate dielectric nMOS-FET with fully overlapped LDD structure is shown in Fig. 1 , where L n − is the length of the LDD region, X j is the junction depth of the LDD region, T ox is the thickness of the gate dielectric, and L is the channel length. The x axis is perpendicular to the channel direction and the y axis is along the lateral channel direction. For simplicity, the mobile carriers in the channel depletion region are neglected. [10] Thus, the 2D Poisson's equation in the channel and gate dielectric region can be written as
where N A is the doping concentration of the substrate, and x d is the width of the depletion region in the substrate.
To solve Poisson's equation, the boundary conditions are shown as follows.
(i) At the gate/gate dielectric layer interface (x = −T ox ), the 2D surface potential distribution is obtained as
where V g is the gate voltage and V fb is the flat-band voltage.
(ii) The electric flux (displacement) at the gate dielectric/substrate-Si layer interface (x = 0) is continuous, and expressed as
where k ox and k si are the pemittivities of the gate dielectrics and the substrate, respectively. (iii) At the depletion edge (x = x d ), the boundary conditions are shown as follows:
where V bs is the substrate voltage. The substrate potential is taken to be the ground potential, i.e. V bs = 0. Based on the boundary conditions of Eqs. (2)- (4), we use the variation method [11, 12] to solve Poisson's equation, and the 2D surface potential distribution is obtained as
where V 0 (x) is the solution of the one-dimensional (1D) Poisson's equation for the long-channel MOS-FET, and l is the characteristic length [7] as shown below:
where
We now take the boundary conditions of the source and drain regions into account.
i) On the source side (y = 0), the boundary condition can be written as
where V bi is the built-in potential. For the LDD MOS-FET, V bi is the built-in potential of the n − -substrate junction instead of the n + -substrate junction, which is expressed as
where N D is the average doping concentration in the LDD region that can be approximated as
with n t being the total doping concentration in the LDD region, and obtained by the following equation:
dx,
where N p is the peak concentration; x p is the peak position, generally defined as zero, which means that the peak concentration is in the surface of the substrate; x j is the pn junction position, which is equal to the junction depth; and N j is the doping concentration at the junction.
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ii) On the drain side (y = L), the boundary condition is given by
where V ds is the drain voltage. For the n + region, the n + -substrate junction can be approximated as an abrupt junction. The channel electric field drops to zero quickly. There will be no voltage drop in the n + region. For the n − region, the voltage drop in the LDD region may not be neglected at higher drain bias. Therefore, the drain voltage V ds can be replaced by the equivalent drain voltage V deff [14] V
where α is a fitting parameter between 0 and 1. For a given process, α can be determined from the LDD doping profile. [15] When the drain bias is smaller than 0.05 V, the voltage drop in the LDD region may be neglected.
Substituting φ(x, 0) (Eq. (7)) and φ(x, L) (Eq. (11)) into Eq. (5), the 2D surface potential distribution of LDD MOSFET is obtained as
Based on Eq. (13), the location y 0 of the minimum surface potential φ s min in the channel can be determined by dφ(x, y)/dy| x=Tox = 0 as
Substituting Eq. (14) into Eq. (13), the minimum surface potential φ s min can be obtained. To determine the threshold voltage, setting φ s min = 2φ f (φ f = (kT /q) ln(N A /n i )), the corresponding V g is defined as the threshold voltage V th , which is expressed as
where V th0 is the classical threshold voltage of the long-channel MOSFET. The threshold voltage roll-off can be defined as
Model verification and discussion
In Section 2, we can see that the location y 0 given by Eq. (14) and the minimum surface potential φ s min are the key parameters of the threshold voltage. Figure 2 shows the surface potential distributions along the channel for different channel lengths. When the drain voltage is as low as zero, the surface potentials of the source and the drain are the built-in potential V bi , and the location y 0 of the minimum surface potential φ s min is approximately equal to L/2. As the drain voltage increases, the surface potential of the source is almost unchanged, while the surface potential of the drain increases to V bi + V ds . Position y 0 is no longer in the middle of the channel, and it shifts to the source side (y 0 < L/2). The corresponding minimum surface potential φ s min increases, which lowers the barrier height of source to channel, and a smaller threshold voltage is obtained. The influence of drain voltage on the threshold voltage is generally known 
057304-3
as the SCE. The SCE is obvious for shorter channel length.
In order to verify the accuracy of the model, the analytical results of the threshold voltage calculated from the model are compared with the numerical results obtained by the 2D device simulator ISE-TCAD. In the ISE-TCAD simulation, Dopingdep, Highfieldsat and Enormal are used as the mobility model and Bandgapnarrowing is used as the band gap model; the source contact and the substrate contact are connected to the ground. The device structure is the same as the structure shown in Fig. 1 . The source and drain adopt Gauss doping, and the concrete process parameters are listed in Table 1 . 
where T eq ox is the equivalent oxide thickness, k high−k is the permittivity of the high-k material, and k ox is the permittivity of SiO 2 . As the physical thickness of the gate dielectric increases, the number of electric field lines originating from the bottom of the gate electrode and terminating on the source and drain regions increases. These electric field lines form an electric field from source to channel, and thereby decrease the barrier height between the channel and the source. A lower barrier height implies a lower threshold voltage. When the channel length increases, the influence of gate dielectric permittivity on the threshold voltage begins to decreases. It is generally known as FIBL. Figure 6 shows the potential distributions along the channel for different gate dielectric permittivities, which can help us to understand the FIBL effect better.
The proposed threshold voltage model is also valid for the non-LDD MOSFETs. By replacing the doping concentration of the LDD region in Eq. (8) with the doping concentration of the n + region, the built-in potential (V bi ) of the n + -substrate junction can be obtained. In this paper, the doping concentration of the n + region is 1 × 10 20 cm −3 . As stated in
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Section 2, the n + -substrate junction can be approximated as an abrupt junction, so the channel electric field drops to zero quickly. This means that there is no voltage drop in the n + region (V deff = V ds ). Substituting V bi and V deff into Eq. (11), one can obtain the threshold voltage of the non-LDD MOSFET. Table 1 . For the non-LDD MOSFET, the doping concentration of the n + region is 1×10 20 cm −3 , the doping concentration of the substrate is 4 × 10 18 cm −3 , the n + -substrate junction depth is 30 nm, and the equivalent oxide thickness is 1 nm. For the given gate dielectric permittivity (k = 3.9), the threshold voltage roll-off increases as drain voltage decreases, as shown in Fig. 7 . This is obvious for shorter channel length. The influence of drain voltage on the threshold voltage roll-off is small for the LDD MOSFET compared with that for the non-LDD MOSFET. For the given channel length (L = 45 nm), the threshold voltage roll-off increases as the gate dielectric permittivity increases, as shown in Fig. 8 . When the drain voltage increases, the threshold voltage rolloff increases greatly. This shows the coupling effect of FIBL and SCE. However, for the LDD MOSFET, the influences of drain voltage and gate dielectric on the threshold voltage roll-off are smaller than those of the non-LDD MOSFET .
When the high-k material is used to replace SiO 2 as the gate dielectric, the fringing field effect is introduced and the SCE is enhanced greatly. These effects are the dominant factors that cause threshold voltage roll-off. Because the voltage drop in the LDD region and the value of V bi for the LDD MOSFET are smaller than those for the non-LDD MOSFET, the LDD MOSFET has less threshold voltage drift.
Conclusion
In this paper, a threshold voltage analytical model for a high-k gate dielectric MOSFET with a fully overlapped LDD structure is developed by solving the 2D Poisson's equation. Based on this model, the influences of the FIBL effect and SCE on the threshold voltage are discussed. A comparison of threshold voltage roll-off between the LDD MOSFET and the non-LDD MOSFET indicates that the LDD MOSFET depends slightly on channel length, drain voltage and gate dielectric permittivity, and shows good resistance to the FIBL effect and SCE. The model has been verified by the ISE-TAD numerical simulation results.
